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Abstract—Technologies are now emerging to construct molec-
ular-scale electronic wires and switches using bottom-up self-
assembly. This opens the possibility of constructing nanoscale cir-
cuits and memories where active devices are just a few nanometers
square and wire pitches may be on the order of ten nanometers.
The features can be defined at this scale without using photolithog-
raphy. The available assembly techniques have relatively high
defect rates compared to conventional lithographic integrated cir-
cuits and can only produce very regular structures. Nonetheless,
with proper memory organization, it is reasonable to expect these
technologies to provide memory densities in excess of 1011 b/cm2
with modest active power requirements under 0.6 W/Tb/s for
random read operations.
Index Terms—Defect tolerance, electronic nanotechnology,
memory density, memory organization, molecular electronics.
I. INTRODUCTION
SCIENTISTS are now reliably fabricating nanowires (NWs)which are just a few atoms in diameter and carbon nan-
otubes (NTs) which are just over 1 nm in diameter. These wires
are created and their feature size controlled without relying
on lithographic processing. Devices have been built from
individual molecules which exhibit diode rectification, nega-
tive differential resistance, field-effect gating, or nonvolatile
memory storage behavior; these, too, are synthesized without
lithographic processing. Using self-assembly techniques, these
building blocks have been organized into sets of crossed wires
with devices at the crosspoint junctions.
With switchable devices at the crosspoints, such arrays form
memory banks. NT and NW feature sizes are smaller than the
lithographic road map envisions for 2016 [1], and these tech-
niques may provide a fabrication alternative which avoids the
challenges and costs of lithography at this scale.
To exploit these devices, they must be interfaced with litho-
graphic-scale processing and tolerate the inevitable defects
which occur during the self-assembly processes. Both the
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interfacing and the defects will reduce the net density delivered
by these devices.
In this paper, we explore how these nanoscale memories can
be organized and integrated (Section III) into a conventional,
lithographic-scale scaffolding. We analyze the basic design to
calculate the raw area (Section IV), delay (Section V), and en-
ergy (Section VI) characteristics of these memories. We use a
simple defect model to understand the net effect of various de-
fect rates and summarize the net densities which this suggests
and the memory organizations necessary to achieve them (Sec-
tion VII).
II. TECHNOLOGY
A. Devices
Chen et al. [2] demonstrate a nanoscale Pt-rotaxane-Ti/Pt
sandwich which exhibits hysteresis and nonvolatile state storage
showing an order of magnitude resistance difference between
“on” and “off” states for several write cycles. With 1600-nm
junctions, the “on” resistance was roughly 500 k , and the “off”
resistance was 9 M . After an initial “burn-in” step, the state of
these devices can be switched at 2 V and read at 0.2 V. The
basic hysteretic molecular memory effect is not unique to the ro-
taxane, and the junction resistance is continuously tunable [3].
The exact nature of the physical phenomena involved is the sub-
ject of active investigation.
Appendix I highlights two additional molecular-scale, non-
volatile crosspoint technologies and others are being developed.
So far, they all seem to share the following characteristics:
1) programmable resistance—significant resistance change
between “on” and “off” states;
2) rectification;
3) voltage switching—a suitable application of voltage can
turn them “on” or “off” (sometimes in the presence of
other environment factors, like temperature control).
B. Wires
Today, chemists can synthesize carbon NTs which are
nanometers in diameter and micrometers long [4]. Ultimately,
these carbon NTs can be a single nanometer wide. To date, we
cannot control the detailed electrical properties (conducting
versus semiconducting) for these NTs during growth, but the
conduction of even the worst conductors is often adequate for
many uses; further, techniques for separating them after growth
are now being developed (e.g., [5]).
At the same time, chemists are developing technologies to
grow silicon and germanium NWs [6], [7] which are also only
1536-125X/$20.00 © 2005 IEEE
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nanometers in width (e.g., wires as small as 3 nm in diameter
have been reported). These NWs can be hundreds of microme-
ters long [8]. The electrical properties of these NWs can be con-
trolled with dopants, yielding semiconducting wires [9]. NWs
can be assembled along with NTs when their respective proper-
ties complement each other.
C. Field-Effect Gating
Conduction through doped NWs can be controlled via an
electrical field like field-effect transistors (FETs) [10]. “Off” re-
sistances can be over 10 G and “on” resistances under 0.1 M ;
OFF–ON resistance ratios are at least 10 [11]. An NW field-ef-
fect gating has sufficient gain to build restoring gates [12]. The
threshold voltage for the NW can be controlled by material prop-
erties (e.g., doping or composition) and geometry factors.
D. Assembly
NTs and discrete NWs can be aligned and assembled into
parallel rows of conductors which are several nanometers apart.
These can be layered into arrays of orthogonal wires [13], [14].
Alternate techniques grow NWs on a lattice mismatched sub-
strate so they naturally grow in a single dimension yielding
straight parallel NWs which are a few nanometers across and
spaced several nanometers apart [15].
Imprint lithography [2], [16], [17] can also be used to pro-
duce aligned parallel NWs. Masks are produced by a variety of
techniques, including direct E-beam write and timed etches to
reduce feature sizes. Chou et al. demonstrate 50-nm-pitch fea-
tures using imprint lithography [18]. Chen et al. demonstrate
crossbar arrays built at 125-nm pitch using imprint lithography
[19].
Whang et al. demonstrates that flow-aligned NWs can be used
as masks for patterning tight-pitch parallel NW masks, demon-
strating features with an average spacing of 90 nm [14]. NW
pitch is a function of NW diameter and composition—features
which are controlled by catalyst sizes and growth times, not by
lithography or E-beam. Techniques such as this may ultimately
allow the construction of NW masks with pitches below 20 nm.
In yet another technique, a vertically grown superlattice struc-
ture is used to create a pattern for etching; timed vertical growth
of different materials defines features down to a few nanometers
without lithography. The resulting structure can be cut orthog-
onally, differentially etched to expose one of the materials, and
used to transfer an etch mask pattern. Parallel wires with pitches
as small as 16 nm have been demonstrated [20].
Using Langmuir–Blodgett techniques, switchable molecules
(e.g., [21]) can be formed into a single monolayer and transfered
onto a set of parallel NWs or NTs [22]. An orthogonal set of
NT/NWs can then be transfered on top, creating a conductor-
device-conductor sandwich for the memory crossbar. Chen et al.
demonstrate an 8 8 molecular crossbar at 125-nm pitch using
this approach [19].
III. MEMORY ORGANIZATION
Large blocks of memory are conventionally organized as sets
of smaller submemories, which are called banks. The reason
for breaking a large memory into smaller banks is to trade off
Fig. 1. Large memory assembled from nanoscale memory array banks.
overall memory density for access speed and reliability. Ex-
cessively small bank sizes will incur a large area overhead for
memory drivers and receivers, while excessively large banks
will suffer from large shared row and column capacitance and
larger defect rates.
The organization of nanoscale memory is no different, except
that the overhead per bank is larger due to the scale difference
between the size of a memory bit (a single wire crossing) and the
support logic (a mix of nanoscale wires and microscale wires).
In this section, we describe the basic mechanisms and param-
eters for a bank of memory and show how the banks would be
integrated into a complete memory system.
A. Banks
Banks are tiled together to build a large-scale memory (see
Fig. 1). Each bank is composed of a set a crossed nanoscale
wires supported by a set of interface microscale wires (see
Fig. 2). For the purpose of this description, we assume that
logic, multiplexing, and decoding for interbank connectivity
are all performed using conventional microscale circuitry and,
consequently, merit little discussion here.
B. Microscale Interfacing
The easiest way to integrate nanoscale building blocks with
a microscale infrastructure is to provide a bridge between the
microscale wires we can build reliably with conventional lithog-
raphy and the NWs or NTs used in our nanoscale memory banks.
In this manner, we use a conventional lithographic integrated
circuit as a substrate for assembling these nanoscale memory
blocks just as we use printed-circuit boards or multichip mod-
ules as a packaging hierarchy for integrated circuits. This is par-
ticularly important since the NWs must typically be short (e.g.,
tens of micrometers) and are error-prone. The lithographic scaf-
folding allows us to connect them together into larger ensembles
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Fig. 2. Nanoscale memory array bank; for clarity, only a small (6 6) NW crossbar is shown. A typical array might have 100–3000 nanoscale wires on each
side and be addressed by 35–60 microscale wires.
and gives us a set of fault-free wires from which to bootstrap
testing and configuration.
We use a decoder to interface between the nanoscale and mi-
croscale wires. The decoder allows a large number of nanoscale
wires to be addressed by a small number of microscale wires, al-
lowing us to exploit the tight pitch promised by nanoscale wires.
The key manufacturing challenge here is to create differenti-
ating features in the decoder interface which allow individual
nanoscale lines to be addressed in the memory core.
Kuekes and Williams describe a scheme for bridging mi-
croscale and nanoscale wires with a decoder based on randomly
deposited gold nanoparticles [23]. If the gold particle density
is properly controlled and an appropriate address code space is
used, then, with high probability, most of the nanoscale wires
can be uniquely addressed. They show that address
wires should be sufficient to address a core array with wires.
DeHon et al. [24] harness a more complex fabrication tech-
nique to address lines using no more than
address wires. Their scheme uses a fabrication technique which
can control the doping profile or material composition along
the axial dimension of an NW [25]–[27]. By controlling the
doping profile, one can effectively control the field-effect con-
duction threshold voltage along the length of the wire (see Sec-
tion II-C), making some regions gateable and others oblivious
to the normal operating voltage of the crossed wire.
Both schemes work by placing a number of field-effect con-
trollable regions on each of the NWs (NB: white bands at the top
and left of the NWs in Fig. 2). The NW will conduct only when
all of the controllable regions see the appropriate field from the
microscale address wires. Unique code population from a suit-
able code space guarantees that at most one NW has its control
regions satisfied for conduction. Decoders built in this way serve
both as demultiplexers that place a target voltage on a single se-
lected NW and as multiplexers that allow the voltage from a
single selected NW to be coupled to a common output.
The random-particle scheme requires no features on the
NWs. Consequently, it is self-aligning to the extent that a
gold nanoparticle creates a connection where it exists. The
coded-NW-design engineers features into the NWs themselves;
however, we cannot, currently, control the alignment of the
NWs relative to the microscale circuitry. Nonetheless, the
coded-NW scheme can be designed to tolerate misalignments
and take only a small yield loss for particularly unfortunate
alignments [24].
C. Basic Operation
The minimal circuitry shown in Fig. 2 allows us to program
each of the diode junctions, one at a time, and read back memory
bits one at a time. Fig. 3 shows a rough circuit equivalent for the
memory bank. Note that the NW array shown in Figs. 2 and
3 includes the address decoder and the output demultiplexer.
All control lines to each memory bank are global except for the
write enable (not shown) and the input and output data bit. For
each global signal, a local buffer isolates the bank capacitance
from the global signal runs. We assume separate metal layers are
used for global runs and local runs, and thus they can be stacked
on top of each other. The only logic we need to perform locally is
the selection of the appropriate row and column supply voltages
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Fig. 3. Rough circuit equivalent for nanoscale memory.
for programming or reading which can be done with four logic
gates and five transistor switches.
To program a junction, we set the row and column supplies
( and ) to the appropriate programming
voltages (e.g., 1 and 1 V for the aforementioned molecular
switches from [2]), and we drive the intended row and column
addresses into the row and column lines ( and ). To en-
sure that only the selected junction is programmed, and
pull the nonselected row and column NWs (via a weak
resistance) to a nominal voltage level . and
are used to control the weak resistance. Note that is
a voltage that is midway between the high and low program-
ming voltages. If the high and low voltages used for program-
ming are symmetric about ground, as is the case for the example
above, can be ground; however, in general, it may not
be ground. The net result is that we place the intended voltage
difference across a single junction point, which allows us to set
or reset the device (e.g., molecule or electrostatic switch) at that
junction.
We assume each nonvolatile crosspoint is rectifying, i.e., the
contact is a diode from the column to the row. To read a cross-
point’s state, we drive the intended row and column addresses
and drive a high read voltage onto (e.g., 0.2–1 V for molec-
ular switches from [2]). This way, only the intended column is
driven, and only the intended row is coupled onto the output line
(which plays a dual role as ). Naturally, , is
not driven, but instead is read. The current flow from to
then tells us whether the crosspoint is programmed into the
“on” or “off” state. We pull to ground during this oper-
ation so no current flows along the nondriven lines.
Unlike a DRAM, we are not pulling charge off of the memory
crosspoint. Consequently, if we wait long enough, we should
be able to charge a capacitive output up to a high voltage
level—ideally all the way up to the input read voltage. To
contain speed and power, we will typically arrange to expose
minimal microscale capacitance to the nanoscale circuitry and
sense a low-voltage swing on this capacitor using traditional
sense-amp techniques.
The above description demonstrates that it is possible to im-
plement a nanoscale memory with full read and write capabili-
ties by reading and writing a single bit at a time from the litho-
graphic-scale CMOS circuitry. The logic to drive and control
the microscale control lines and to construct the sense-amps are
all implemented in microscale circuitry. As we show in Ap-
pendix IV-A, reasonable bank sizes are large enough so that
the per-bank CMOS circuitry can be placed underneath the mi-
croscale control wire runs.
This version of the memory, while completely operational,
has two problems which would make it slower than necessary.
1) The diode memory points can couple a column read line
to every row line, forcing us to charge all rows in order to
read a single bit. This forces the read time to scale as the
product of the number of rows and columns rather than
the sum.
2) Using stochastically populated address wires forces us to
indirect through a separate memory to find out which ad-
dresses are actually live in the array. This can be done via
multiple reads on the array, but the number of sequential
reads needed to address a single bit out of a full device
could be prohibitively large.
D. Precharge Read
It is possible to avoid the worst-case coupling capacitance for
read operations, making read time scale as
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Fig. 4. Precharge read timing diagram. Diagram shows a read of an “on”
junction.
rather than . We first precharge all of the row
lines to the high read voltage. These can be driven in parallel so
that it takes no more time than charging a single row line. Then
we discharge the single row line we wish to read. Now, when
we perform the read operation as before, the row lines associ-
ated with bits which we do not wish to read are already charged
high and will not need to be charged while driving the intended
row line (see Fig. 4). As a power optimization for back-to-back
reads, we keep the row lines high between reads so we only have
to discharge and recharge the single row being read.
E. Address-Corrected Memory Scheme
Addressability can be achieved using address translation cir-
cuitry at the nanoscale which can be programmed to present ex-
ternally deterministic addresses. Detailed development of ad-
dress translation schemes is beyond the scope of this paper and
will be reported elsewhere. In the remainder of this paper, we ac-
count for the overhead of address correction by increasing the
number of microscale address bits. To provide a feel for the im-
pact of different addressing schemes, we show data for both the
current lower bound of microscale address
bits and the larger overhead of microscale address
lines.
F. Off/On Resistance Ratios
As noted in Sections II-A and C, the diode crosspoint and
field-effect ratios are large, but finite. We must assure
that these are large enough for correct memory operation. With
addressing schemes based on field-effect gating for column se-
lection and row multiplexing (Section III-B), the field-effect
off/on ratio is the critical one that determines
how large of an array (how many NWs, ), we can build. The
diode off/on ratio does not effect scaling;
it simply needs to be large enough to be distinguishable. How-
ever, does affect scaling. We define as the
current ratio needed to guarantee that we can discriminate “on”
and “off” crosspoint cases. In Appendix II, we derive the fol-
lowing set of contraints:
1) ;
2) ;
3) ;
4) .
We further show that we can use the crosspoint from [2]
with the NW field-effect gating from [11] to support memory
arrays as large as 2000 2000. The key parameters are:
10 G , 1 M , 500 K , and
9 M .
IV. RAW AREA
A. Parameters
The main design parameters for our memory banks are the
number of row and column nanoscale wires used
in a bank and the number of address wires needed to address
the nanoscale wires. is a function of the number of wires
addressed. Using the two schemes described in Section III-E, it
is either
(1)
or
(2)
For simplicity, we will assume that the number of rows and
columns are equal.
The side length of a bank is
(3)
is the wire pitch for the lithographic address wires, and
is the pitch for the nanoscale wires. The extra five mi-
croscale wires account for the programming, disconnect, and
pull-down lines shown in Fig. 2 along with spacing around the
array core.
Raw bit density is
(4)
Assuming , Fig. 5 plots the raw bit density as a
function of bank row length . Around 1300, we
achieve half the density (800 nm per bit for 20 nm)
of the raw wire crossings 20 nm 20 nm 400 nm per bit .
In Appendix IV-A, we estimate the area required for the bank-
level CMOS support (Section III-C) and show that it will fit in
the area under the microscale wire runs.
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Fig. 5. Raw memory bit density as a function of N .
V. DELAY
A. Random Read/Write Mode
Write time is dictated by the capacitance on the row (or
column) lines and the resistance to (or )
through the microcontact-to-nanocontact and the
decoder network . We split the contact and decoder
resistances to be explicit about the contributions of each. In
the worst-case, “on” diodes may connect the desired column
to all rows, forcing us to charge all rows in order to effectively
charge up the column
(5)
We keep the row and column lines which we are not pro-
gramming or reading at a safe nominal voltage .
and can be used to make the resistance between (or
) and the NWs moderately large so that we can drive
(or ) to in order to ensure that all un-
driven lines are pulled to (see Figs. 2 and 3). Assuming
a square array, row and column resistances and capacitances will
be identical. If the pulldown resistance to is large, we
will want to make sure to actively drive any row or column lines
to between writes. We can do this after the write ei-
ther by driving onto and or by
driving onto and while at the same time
lowering the effective resistance through the pulldown resistors
by changing the voltage on and
(6)
(7)
Using the precharge read scheme, we obtain
(8)
(9)
(10)
(11)
B. Bulk Write Mode
Writing a memory bit to zero instead of one avoids worst-case
coupling because the rectification at each crosspoint means that
all of the memory points are reverse-biased during the write op-
eration and there is no parasitic current flow through the memory
junctions. Consequently, in cases where we can afford to rewrite
the whole memory bank, we can program the entire bank “on”
with a single write operation and then selectively write zeros.
The zero write timing is then linear in the number of rows or
columns
(12)
(13)
This operation is similar to FLASH memory where one clears
the bank and then writes individual memory bits. This mode is
appropriate when an application can bulk rewrite a suitably large
memory region, such as when writing a large media file or when
performing nonvolatile data logging.
C. Key Electrical Parameters
Assuming the dominant capacitance is junction capaci-
tance between crossed NW junctions and NW over microwire
junctions, we can calculate the nanoscale junction capaci-
tance and nanojunction–microjunction capacitance
and estimate
(14)
As developed in Appendix III-A, we will use 10 F
as a conservative approximation for nanoscale junction capaci-
tance. At 90 nm, 10 F and is half and a quarter
this capacitance at 105 and 45 nm, respectively. We assume
10 fF.
Rounding up typical resistance parameters (Appendix III-B),
we have
(15)
to M (16)
to M (17)
At 8 M or 32 M and 10 G , our
constraint says: 1000 or
300. This suggests a need to reduce or increase
in order to use molecular switches in the large arrays preferred
from a density standpoint. Slightly more sophisticated memory
bank addressing schemes (e.g., hybrid control memory in [24])
can also reduce the array sizing constraints.
D. Read and Write Time Summary
Figs. 6 and 7 show the resulting read and write cycle times
assuming 1 M and 0.1 M . Note
that all times are essentially linear in so a reduction
in contact resistance of one or two orders of magnitude will
translate directly into a decrease in read and write cycle times
of one or two orders of magnitude. Fig. 8 shows precharge read
cycle times for various values of and .
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Fig. 6. Random write cycle time as a function of N with R =
1 M
 and R = 0.1 M
.
Fig. 7. Precharge read and zero write cycle time as a function of N with
R = 1 M
 and R = 0.1 M
.
Fig. 8. Precharge read cycle time as a function ofN for various resistances.
W = 105 nm,W = 10 nm, 7 dlog (N)e addressing.
VI. ENERGY
Active energy in the array is burned charging the rows and
columns for reads and writes. Worst-case random writes require
that we charge the intended column and the intended row and
may end up coupling to all rows and columns. We burn equiva-
lent energy, returning the array to a nominal state
(18)
(19)
(20)
Fig. 9. Power per Tb/s a function of N for precharge read and zero write.
Fig. 10. Random write power per Tb/s a function of N .
Back-to-back precharge reads will discharge and charge a single
row and a single column
(21)
(22)
(23)
Writing ones into the entire array is the same as a worst-case
random write above. Writing a zero will only require charging
a single row and column.
(24)
(25)
(26)
Power depends on how fast we actually run back-to-back
memory operations. A useful metric may be the power required
to read (or write) one terabit per second (1 Tb/s). Power will
scale linearly with greater frequency, so we can simply scale
this metric to understand the power density of higher data rates.
For write and read voltage levels, we assume
V (27)
V (28)
Figs. 9 and 10 show the resulting power density per Tb/s.
Random writes are the only case which require more than
1 W/Tb/s, suggesting that random writes may need to be
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Fig. 11. Feasible read bandwidth for one cm as a function of N .
slowed relative to other operations if power density is a con-
cern. At row and column widths of 2000, precharge read only
requires 1.3 mW and zero writes only 22 mW/Tb/s.
Appendix IV-B shows that the 1.3 mW/Tb/s for the precharge
read is dominated by the CMOS-level power for read opera-
tions, which we estimate at 0.3–0.6 W/Tb/s for random reads
and 15–30 mW/Tb/s for sequential reads.
Feasible data bandwidths per cm are
where we calculate as
cm (29)
The feasible region is plotted in Fig. 11.
VII. DEFECTS
At this scale, we do not expect perfect devices. Wires may
break or fail to make connections, molecules may be missing at
junctions or statistical fluctuations may yield unusable charac-
teristics. To accommodate these defects, we combine row and
column sparing along with error-correcting codes to obtain a
functional memory bank. In this section, we calculate net bit
area based on the number of rows and columns we expect to
yield and the overhead incurred for error correction.
A. Defect Types
The microscale-to-nanoscale junction may be difficult to
make—or, at least, difficult to make completely consistently.
We identify as the likelihood of achieving a good microcon-
tact-to-nanocontact. We believe this can be high but will have a
few percent chance of being faulty. For example, Lieber et al.
report greater than a 95% yield of junctions with controllable
electronic characteristics [10]. The memory architectures de-
scribed here require each NW to have contacts on both ends for
proper operation, so a good wire will have adequate contacts
with probability only . Memories that use precharge
instead of static voltage dividers may be feasible with a single
contact between the microscale wires and the NWs. We will
assume dual contacts here to be conservative.
A line may be broken at a junction. is the probability
a line is not broken at a junction (i.e., each unit of length).
Gudiksen et al. report reliable growth of SiNWs which are over
9- m long [28] (i.e., no breaks over a distance equivalent to 900
10-nm junction lengths). This means is a reason-
ably large value. If these can be produced with 90% likelihood
(i.e., ), that suggests .
Sophisticated addressing and error-correction schemes might be
able to tolerate breaks in lines, but we will stay with simpler
schemes here.
A line may be shorted at the junction. is the proba-
bility a line is not shorted at a junction.
A junction may be malformed such that it fails to hold a bit
value reliably, but otherwise does not effect connectivity of at-
tached lines. is the probability that a junction can reliably
store state. Chen et al. [19] suggest 85% of all fabricated junc-
tions have shown good switching properties . As
with any new technology, we are just entering the learning curve
for these devices, so we expect to see much higher values
as the technology matures.
B. Net Bit Area
Appendix V shows how we compose these defect rates to
compute device yield rates. We introduce and
to represent the number of rows and columns yielded. Due to
error correction (Appendix V-B), the number of corrected data
bits on a column is .
Substituting the yielded row wires and net column data pay-
load into the bank area from (4), we get the effective net bit area
for useful data bits
(30)
To illustrate the entire net bit area calculation, con-
sider the calculation for: 105 nm (45-nm half-
pitch node [1]), 10 nm, 0.95,
0.9999, 0.95, addressing. We
use 2038. 77. This makes
82 105 nm 2038 10 nm 28 990 nm.
0.95 0.9999 0.68. We choose
0.97 (probability the line has few enough errors to be cor-
rectable with our error-correcting code). This makes the row
NW yield rate 0.95 0.9999 0.97
0.65. We are able to yield 1335 good column wires
99% of the time; similarly we yield 1293 good
row wires 99% of the time. To achieve 0.97, we
must tolerate 82 bad junctions (failures from ).
The Gilbert bound [29, eq. (46)] tells us that we can make
our 1335 raw bits distance 2 82 1 185 apart
and yield at least 625. Our net bit area is finally
28990 nm 1293 625 1040 nm. Since we yield
our designated column and row wires each with 99% prob-
ability, that means the entire bank yields 98% of the time
0.99 0.98 .
Performing similar calculations, Fig. 12 plots the resulting
net bit area for 98% bank yield probability. For 0.9999
minimum net bit area occurs when is around 1800–2000.
Fig. 13 shows an example of how net bit area scales with .
Table I lists several nanomemory bank organizations and
summarizes their size, speed, and power requirements. For
comparisons, the farthest out lithography projections from the
ITRS Roadmap [1] are also included. We consider ,
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Fig. 12. Net memory bit density as a function of N (P = 0:95, P =
0:9999, P = 0:95, P = 0:98).
Fig. 13. Net memory bit density as a function of P ( 7 log,W = 105,
W = 10, P = 0:95, P = 0:9999,P = 0:98).
, a plausible scenario; at 1040 nm
net area when assuming microscale address
wires nm , the nm bank density
achieves roughly 10 b/cm , making it denser by a factor of
three than 22-nm dynamic random-access memory (DRAM)
nm . Fig. 14 shows the level of reliability for
contacts and functioning data bits necessary to
achieve 10 b/cm nm for various wire
sizes and encoding scheme assumptions.
VIII. DISCUSSION AND OPEN ISSUES
Today, the technologies discussed here are in their infancy.
They have largely been demonstrated in small batches in science
labs. We have not reached the point where anyone is mass pro-
ducing these device assemblies and carefully controlling their
properties. Many characteristics (e.g., temperature dependence,
variation in resistance or gain, robustness, failure mechanisms,
and endurance) still need to be studied. Even the fundamental
mechanisms at play in some of these devices are still questions
of open research and inquiry. While the particular devices and
fabrication techniques mentioned here are promising candidates
for construction, we expect some of these devices to turn out
to have problems that prevent their use, and we expect most to
be superceded by devices with better characteristics. Nonethe-
less, the wealth of different devices and techniques now being
demonstrated raises our confidence that there will be several vi-
able solution in this space.
With all of the “Manufacturable solutions are NOT Known”
entries in the conventional lithographic roadmap [1], these tech-
nologies offer a different approach to reaching nanometer-scale
electronics which may compliment or be a valuable alternative
to traditional approaches.
Our goal in this paper has been to anticipate some of the
prospects and pitfalls of electronic memory devices built from
emerging nonlithographic technologies. We deliberately con-
sider ranges of parameters (e.g., resistances, NW widths, archi-
tectural choices, and defect rates), because there is still some
uncertainty about eventual device characteristics. Our parame-
terized analysis may aid technologists working in device syn-
thesis and manufacture to understand the leverage of specific
device aspects. For example, we show that certain defect rates
are tolerable, and we show how varying defect rates can greatly
impact net memory density.
IX. SUMMARY
Small memory arrays fabricated without photolithography
have been demonstrated. With appropriate bank and defect-tol-
erant organizations, it will be feasible to build high-capacity
memories with these techniques. After accounting for litho-
graphic-scale addressing, defective wires, and defective bits, it
appears possible these techniques will provide high densities.
We show a number of plausible scenarios which achieve or ex-
ceed net usable densities of 10 b/cm . If we can engineer the
identified level of reliability in making contacts, wires, and bit
storage, this density level may be attainable using modest litho-
graphic support technologies for decoding. These technologies
suggest a path to meet or exceed the semiconductor roadmap
density targets without the extremely fine photolithographic
patterning and registration typically assumed. Further, these
nonlithographic technologies may have advantages in power
consumption (tens of milliwatts per Tb/s for block reads) and
fabrication capital costs, though much research, engineering,
and risk remain.
APPENDIX I
ADDITIONAL CROSSPOINT TECHNOLOGIES
Tour et al. demonstrate that mononitro oligo(phenylene
ethynylene) molecules bridging discontinuous gold islands and
gold nanorods also exhibit hysteretic switching with off/on
resistance ratios separated by up to four orders of magnitude
[30] at room temperature. These are set at 8 V and can be read
from the 0- to 2-V range. Metal nanofilament and molecular
electronic effects have been hypothesized as mechanisms for
the voltage controllable resistances, with more recent evidence
pointing toward filamentary metal effects [30].
Rueckes et al. have shown switched devices using suspended
NTs to realize a bistable junction with an energy barrier between
the two states [31]. The top tube is held in the “far” state above
the lower conductor by mechanical forces and the distance be-
tween conductors is large enough to make tunneling current
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Fig. 14. Feasibility contours for achieving 10 b/cm (P = 0:95, P =
0:9999, P = 0:98).
small (gigaohms of resistance). When the tubes come into con-
tact they are held together via molecular forces and there is little
resistance (100 k ) between the tubes. By charging the tubes to
the same or opposite polarities with an applied voltage, elec-
trical charge attraction/repulsion allows the tubes to cross the
energy gap between the two stable states, effectively setting or
resetting the programming of the connection. Junctions can be
directional such that the connected state exhibits pn-diode rec-
tification behavior to support independent addressability of the
memory crosspoints.
APPENDIX II
REQUIREMENTS FOR OFF/ON RESISTANCE RATIO
Both addressing schemes (Section III-B) use NW field-effect
gating for the address lines. As noted, NW field-effect gating has
demonstrated ratios in excess of 10 . Field-effect iso-
lation plays two roles in our memory bank design, which are: 1)
output row multiplexer and 2) column selector (demultiplexer).
The row multiplexer needs to isolate nonselected rows from
the output. In other words, for the precharge read, the output
multiplexer needs to be able to distinguish between a crosspoint
that is “on” from the leakage from all of the nonselected cross-
points. A high row would have driven the output to the high read
voltage in
Due to imperfect isolation, leakage from the nonselected rows
will pull the output high over
We can distinguish these two cases as long as
(31)
At experimentally demonstrated ratios, bank
sizes as large as 2000 are workable. As we show in
Section VII, defect densities also suggest bank sizes of this
order.
The column selector needs to isolate the nonselected columns
from . With strong isolation in the field-effect-based
column-selector and rectification in the diode crosspoints,
crosspoint is not a limiting factor for bank scaling.
First note that, regardless of the crosspoint ratio,
we must design for the case where all of the junctions in a
row or column are “on.” Dealing with a low relative to
does not change the design challenge of parasitic leakage
through other junctions in the selected row or column. With
strong isolation of the nonselected columns, we guarantee that
the current into, and hence through, the crosspoints from the
nonselected columns to the selected row is low. The precharge
scheme further guarantees that we do not share current from the
selected column line onto the the nonselected row lines through
“on” or “off” junctions by guaranteeing that the nonselected
rows are already at the same or higher potential from the read
voltage; this puts all the diodes to nonselected row lines in
reverse bias mode during the read.
Quantitatively, the current into the selected row wire, ,
will be
(32)
where . Here we lump together column
NW contact resistance and the aggregate resistance of the
decoder portion of the NW into . For the selected
column, , we know . For all
others, . is the resistance of the
diode crosspoints between each of the columns and our selected
row line. To find the largest current, we look at the worst case,
i.e., where for all . We want
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to be able to sense the resistance of the intended junction,
. Refactoring (32), we get
(33)
First, we expect . We will take this as our
first contraint.
1) .
This allows us to simplify (33) to
(34)
We can differentiate the current through the selected
column junction from the leakage from the nonselected
junctions when the current through the “on” crosspoint
dominates the current through diodes from all the nonse-
lected columns. We define as the current ratio needed
to guarantee that we can discriminate between these two
cases:
(35)
This allows us to refine constraint 1) and derive a second
constraint as follow:
1) .
2) .
To be able to distinguish the “off” case from the “on,” case
we also need
(36)
We start by assuming
3) .
Equation (36) tells us to refine this constraint and add
a fourth constraint
3) .
4) .
This shows that for the crosspoint diode does not af-
fect scaling. We do have a scaling issue for (constraint
1 above): .
From this, we can see that the molecules from [2] with
the NW field-effect gating from [11] can support memory
arrays as large as 2000 2000. The key parameters are:
10 G , 1 M , 500 K ,
and 9 M . With and , we meet
all four constraints.
1) k G G .
2) M G G .
3) M M M .
4) k M M .
APPENDIX III
ELECTRICAL PARAMETERSS
A. Capacitance
From [9]
where is the NW radius, is the distance between conductors,
and is the length of the overlap. For NW junctions, we assume:
nm, nm, , and an SiO dielectric
F/m
F
m
nm
F
(37)
We will use F as a conservative approximation.
For the NW runs over the microwires, assuming
half the pitch is in the wire and half in the spacing between wires.
Here, height is oxide thickness between the address lines and the
nanoscale core memory wires, which is likely to be 5–10 nm
(assume nm)
F
m
(38)
B. Resistance
Rueckes et al. [31] suggests diode “on” resistance around
k . Scaling the junctions in Chen et al. [2]
to 10 nm 10 nm crosspoints nm gives a diode
“on” resistance of around 8 M ; similarly, at nm,
we have 25-nm junctions with 32-M diode “on” resistance.
Typical contact resistance is currently in the 1-M range [10],
[32]. For NTs, the fundamental limit on contact resistance is
6.5 k , and it appears possible to approach this limit [33]. Con-
sequently, it should be possible to decrease contact resistance
with further technology mastery. In recent work it has already
been shown how to bring this down to 100 k [11]. Note that
low values for for field-effect NWs mentioned earlier
(Section II-C and Appendix II) are limited by the contact re-
sistance and not the actual NW resistance. Reduced contact re-
sistance may actually help increase .
Rounding up typical resistance parameters, we have
(39)
to M (40)
to M (41)
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APPENDIX IV
CMOS SUPPORT
A. Circuit Area
As noted in Section III-C, the CMOS circuitry to support each
bank is restricted to the following:
• buffers for row and column addresses ;
• buffers for , , , and (4);
• gates and transistors for locally switching the appropriate
power rails onto and
(four three-input gates and five transistors);
• read buffer or sense-amp (1).
The drive strength on these devices does not need to be high
as they each only drive about 20 m of local metal. Counting
each three-input gate as two four-transistor gates and each
pass transistor as one, we need about
four-transistor gates. At , and using (1), we end up
needing around 160 four-transistor gates. In a 90-nm process,
each gate is about 5 m [1]. This gives us an upper bound
of 800 m . Note that the horizontal and vertical microscale
wire runs included in this array for this technology (
nm, nm) will each be nm
m nm m m . That is, the
area under the horizontal and vertical metal runs, not including
the area where they overlap, is about 75% of the area required
for these buffers. If we can share each of the address tap
buffers across a pair of adjacent arrays, this logic will easily
fit completely underneath the microscale wire runs. Note that
the area under each of these wire runs scale with ,
as does the dominant buffer requirement. The logic-area-to-
wire-area ratio decreases with increasing . For all of the
technology combinations in this work, the ratio is less than one
for ; the ratio is less than 2 for . The
example used here is actually the worst-case example, with the
ratio decreasing with more compact addressing schemes and
smaller CMOS geometries.
B. Circuit Energy and Power
Each of the microscale wire runs is, conservatively, under
10 fF per bank. We have about such mi-
croscale wire runs and pay for each of them twice to have both
a global and a local version of each line. For ,
and using the address upper bound (1), this means we have
3 pF of wire capacitance to drive on each operation. Running
the address and control lines at 0.6 V requires roughly 0.54-
pJ/bank/read operation ( , ). With 160
four-transistor gates, a 2:1 P:N width ratio, and for the
nmos transistors, we have 1000 transistors switching.
Each such transistor switching costs 0.015 fJ [1], giving us a
total logic energy of 0.015-pJ/bank/read operation. Together,
this gives us 550 mW/Tb/s. By comparison, the 1.3 mW/Tb/s for
the NW array is negligible. The lower bound addressing scheme
(2) requires half of this power.
The preceeding calculation is for random reads that require all
of the address lines to switch. Reading within a row or column
will keep one address constant and effectively cut the power in
half. Further, sequential read sequences will, on average, only
change a few bits of the address, reducing this power by an
order of magnitude. Adding together the advantages of the lower
bound addressing scheme and sequential reads along one row,
it may be possible to read or write a block-addressed memory
with as little as 15 mW/Tb/s used in the memory component we
consider here.
APPENDIX V
DEFECT CALCULATION
In this appendix, we develop the complete defect calculations
used in Section VII. Table II summarizes the symbols used in
these calculations.
A. Composing Defects
A single break or a single short will force us to discard an
entire row or column wire, so we will combine the lack of a
DEHON et al.: NONPHOTOLITHOGRAPHIC NANOSCALE MEMORY DENSITY PROSPECTS 227
break and lack of a short probabilities into a probability that a
junction is good
(42)
For a column wire to yield, the wire must connect on both ends
and have a good set of junctions
(43)
For a row wire to yield, the wire must connect on both ends and
have a good set of junctions and reliable crosspoints
(44)
B. Bit Error Correction
We can improve on (44) by using an error-correcting code
(ECC) so we can tolerate a number of bad bits on a row wire.
For simplicity, we assume each row line is a separate code word.
After accounting for failed column lines, the row line has a total
of bits equal to the number of yielded column lines. We
pick an error correcting code that will tolerate bit errors.
In general, the bits will encode only
bits. If a line has more than bad bits, then an -cor-
recting code will not be able to repair it, and we will consider
the line unusable and discard it as a line that did not yield. We
can calculate the probability that an otherwise good wire is cor-
rectable as an M-of-N calculation
(45)
To correct errors, we must make our codewords a dis-
tance apart. The Gilbert bound [29] gives
us a lower bound on the useful data that we can extract
making our stored codes distance apart within the bits
available:
(46)
The Gilbert bound is for practical achievable codes. Good error-
correcting codes can typically extract even more data. For ex-
ample, if we have and , then the
Gilbert bound tells us we can achieve . A 266-b
Reed–Solomon subfield code [34] can recover 240 b for the
same eight errors. We use the Gilbert bound as a conservative
estimate of the bit yield in the net density calculations in this
paper.
Using error correction, we can modify (44) to allow a number
of bit errors. Now, for a row wire to yield, the wire needs to
connect on both ends and have a good set of junctions, but need
only have few enough bit errors to be correctable.
(47)
Discarding column wires with too many bad bits could also be
used to improve upon this yield. We will not perform such an
optimization for this calculation.
C. Bank Yield
Knowing ( or , respectively), we can calculate the
number of row or column wires we expect to yield to a given
confidence level ( , )
(48)
is the target probability (for rows this is and for
columns, ) of yielding at least wires given a bank
with wires each of which is functional with probability .
Typically we will pick a suitable level based on our de-
sired bank yield rate and use that to determine the appropriate
relationship between and . The probability we yield
a good bank is the product of the probability we yield the de-
sired number of row wires and the probability we yield the ap-
propriate number of column wires, so
.
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